## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

LARRY ZHAO

JEREMY MARTIN

HARTMUT RUELKE

Serial No.: 10/717,122

Filed: November 19, 2003

FOT: DIELECTRIC BARRIER LAYER FOR A COPPER METALLIZATION LAYER HAVING A VARYING SILICON CONCENTRATION ALONG ITS THICKNESS Confirmation No.: 7303

Examiner: Alexander G. Ghyka

Group Art Unit: 2812

Att'y Docket: 2000.106900/DE0130

Customer No.: 23720

# DECLARATION UNDER 37 C.F.R. § 1.131 HARTMUT RUELKE

- My name is Hartmut Ruelke. 1 have personal knowledge of the facts stated herein. I am currently employed with Advanced Micro Devices, Inc. I am a named inventor on U.S. patent application Serial No. 10/717,122 entitled "Dielectric Barrier Layer for a Copper Metallization Layer Having a Varying Silicon Concentration Along Its Thickness."
- 2. Attached as Exhibit A is a copy of the invention disclosure form that the named inventors prepared for the invention described in the above-referenced U.S. patent application. We prepared and signed the invention disclosure form on April 4 and April 19, 2001, as indicated by the date adjacent each of the signatures.
- 3. The attached invention disclosure form (Exhibit A) was provided with internal tracking number DE0130 by AMD's legal department, and it was sent to the law firm of Grunecker, Kinkeldey Stockmair & Schwanhausser with a request to prepare a German patent application for the invention disclosure form.

- 4. That German application (Serial No. 103 03 925.2) entitled "A Dielectric Barrier Layer for a Copper Metallization Layer Having a Varying Silicon Concentration Along Its Thickness" was prepared and filed in Germany on January 31, 2003. Exhibit B.
- I understand that willful false statements and the like so made are punishable by fine or imprisonment, or both, and may jeopardize the validity of the application or any patent issuing thereon.
  - I declare under penalty of perjury that the foregoing is true and correct.

# **EXHIBIT A**

| AMD INVENTION DISCLOSURE TLD 1D# DE 0130 Rec'd date 04123 [0] Sunayrake 242110, return to M688, Texas 255964 return to M5852                             |
|--|
| Project: ☐, Product: ☐, Process: ☒, Technology ☒, to which the invention applies (identify): HIP8, HIP9  |
| List 2 to 5 key words useful to search by to find patents or art related to this invention: Copper inlaid lines, reliability, Silicon nitride, interface |
| Working title of invention: Using a new Cu capping integration to optimize integrated circuit reliability  |
| 7-6.   |
| Inventor's signature: date:  |
| Co-Inventor's printed full name: Larry Zhao Citizenship: P.R.China   |
| Employee #: 68787 Extension: (512) 933-2253 Mail stop: MD K10_ Home telephone: (512) 301-  |
| 9689   |
| Division: TDG_Directorate: ALT_Dept #: 7976_Dept : ALT_Manager:_Steve Zika_  |
| Residence address: 9110 Sommerland Way, Austin, TX 78749   |
| Post Office address: 9110 Sommerland Way, Austin, TX 78749   |
| Co-Inventor's signature: date: 4/9/01  |
| Inventor's printed full name: Jeromy Mattin Citizenship: USA   |
| Employee #: 24825 Extension: (512) 933-6386 Mail stop:K-10 Home telephone: (512) 441-2717  |
| Division: TDG_ Directorate: APD_ Dept #: 7977_ Dept : Alliance BEOL Process Development  |
| Manager: John Jacoponi   |
| Residence address:_1508 Juliet Street, Austin TX 78704_  |
| Post Office address: 1508 Juliet Street, Austin TX 78704   |
| - · · · · · · · · · · · · · · · · · · ·  |
| MI I DI  |
| Co-Inventor's signature: Hot work Kille date: 04/19/0  |
| Co-Inventor's printed full name! Hartmut Ruelke_ Citizenship:Germany   |
| Employee #: 200018 _ Extension: 8-2624 Mail stop: _E 32-TF Home telephone: (+49) 351 880 8047  |
| Division: F30 OP Directorate: Operations Dept #: 7054 Dept : Thin Films  |
| Manager:_J. Crowley  |
| Residence address: Warnemuender Str. 7 01109 Dresden, Germany  |
| Post Office address:_ Warnemuender Str. 7 01109 Dresden, Germany   |
| List on additional sheet if there are more co-inventors and list total number of inventors here:3_   |
| Name(s) of attorney(s) preferred by inventor(s) to prepare patent application, if known:  John Hankins @ McDermott, Will and Emery                       |
|  |
| Witness 1 initial: Witness 2 initial:  |

AMDA CONFIDENTIAL


bi-layer PBN IDF-rev2.doc DB 7/81/95 printed 4/9/01 1:46 PM. page rev 11/25/96

## AMD INVENTION DISCLOSURE

TLD ID#\_\_\_\_\_ Rec'd date
Sunnyvale x42110, return to MS68, Texas x55964 return to MS562

State the problem solved by this invention:

The current Copper damascene technology has metal-via integration as shown in the following schematic. A lower level metal (called M1 in this disclosure) is connected to an upper level metal (called M2 in this disclosure) is connected to an upper level metal (called M2 in this disclosure) through a via (called V1). The metal lines are composed of Copper that is enclosed on all sides by other materials. At the bottom and sides of Copper lines a thin barrier of a different metal such as Tantalum is used. On the top of the Copper lines a dielectric barrier such as silicon nitride (SiN) is used. These barriers are required to serve two critical functions. First, they prevent copper from diffusing through the dielectric material leading to a degradation of the insulating properties of the dielectric and otherwise interfering with the performance of the device. And second, they form a high quality interface with the copper to enhance the electromigration (EM) performance of the Copper line. The present disclosure pertains to the dielectric barrier layer, and particularly to silicon nitride barriers. The present disclosure involves two different deposition processes for SiN, one a more Silicon rich than the other. In this disclosure the Silicon rich SiN will be designated SR-SiN and the other standard SiN film will be designated SR-SiN and the other standard SiN film will be designated SR-SiN and the other standard SiN film will be designated SR-SiN and the other standard SiN film will be designated SR-SiN and the other standard SiN film will be designated SR-SiN and the other standard SiN film will be designated SR-SiN and the other standard SiN film will be designated SR-SiN and the other standard SiN film will be designated SR-SiN and the other standard SiN film will be designated SR-SiN and the standard SR-SiN and the standar



EM is a diffusion phenomenon under the influence of electric field. In the Copper damascene structure, Copper diffuses in the direction of flowing electrons, which will eventually produce EM voids in the Copper interconnects and causes device failure. The EM voids typically originate at the Cu/SiN interface, which is one of the most important diffusion paths in Copper damascene structure. Our experiments have shown that the interface of Cu and N-SiN results in better EM performance than Cu and SR-SiN.

It is important for the SiN to function as a Cu diffusion barrier, in that it must prevent Cu from migrating through the barrier to other dielectric layers. At the same time, as backend dimensions scale smaller, there is a need to reduce the capacitive coupling between metal lines. This requires reducing the overall dielectric constant of the dielectric films used in the backend. SiN has a relatively high dielectric constant of papproximately 7 versus 2-4 for low k dielectric films. In order to limit the negative consequences of SiN on the capacitive coupling, it is desirable to use a very thin layer. However, thinning the SiN compromises its diffusion barrier properties. Thus it is necessary to improve the Cu diffusion barrier properties of the SiN film in order to allow it be scaled thinner without causing increased Cu diffusion. Our experiments have shown that SR-SiN is a far superior Cu diffusion barrier to N-SiN, even when comparing a SR-SiN film to an N-SiN film 67% thicker. So the problem is that we need to optimize both EM and Cu diffusion barrier performance, and our experiments suggest that different films are required to accomplish each of these goals.

| Witness 1 initial:  | Witness 2 initial: | ETR              |        |
|---|--------------------|------------------|--------|
| bi-layer PSIN IDR-rav2.doc DE 7/31/85 prioted 4/5/01 1:46 PM. | page rev 11/25/96  | AMD CONFIDENTIAL | Page 2 |

| AMD INVENTION DISCLOSURE                             | TLD ID#           |                  | Rec'd date          |            |
|--|-------------------|------------------|---------------------|------------|
|  | Sunnyvale x42110, | return to MS68,  | Texas x55964 return | to MS562   |
| Brief description and/or sketch of invention (please | attach conies     | of AMD natant no | tehook nages        | romante an |

Brief description and/or sketch of invention (please attach copies of AMD patent notebook pages, reports or drawings):

In this disclosure, we propose to optimize reliability performance in terms of both EM and dielectric breakdown by using a new nitride integration. We propose to deposit a thin N-SiN layer (20 – 100 A) first and then a thicker (200 – 700A) SR-SiN layer on top of that. We propose the thickness of N-SiN is about 50A. But the exact thickness of this first layer will depend upon the specific tools and circumstances used in the actual implantation of the invention. What is required is that the N-SiN form a high quality interface with Cu to enhance EM performance.

The deposition of the first SiN layer (N-SIN type film) could be preceded by a plasma treatment of the Cu to remove Cu oxide, such as a reducing treatment such as NH3 and or H2 diluted as needed in N2 or other inert gasses. This will further enhance the electromigration properties of the Cu-SiN interface.

The deposition of the second SiN layer (SR-SiN type film) can be done as an in-situ PE-CVD deposition without a vacuum break. So for example, following the deposition step of the N-SiN film, the RF power would be turned off, the gas flows and other process parameters readjusted to those appropriate for the SR-SiN deposition, and then the RF power restored at an appropriate level to initiate deposition of the SR-SiN.

It may also be possible to transitions the gas flows, RF power levels and other process parameters without turning off the power and ceasing the deposition. In this case the two films would be graded with a finite transition region, rather than an abrupt interface.

In this integration scheme, the Cu/SiN interface will be formed with the N-SiN, while the bulk of the SiN will be composed of the SR-SiN film. Therefore, EM performance will not be compromised since it strongly depends on the Cu/nitride interface property. At same time, the majority of the capping layer is UT PEN. This will still provide excellent resistance to copper diffusion.

Attached are process recipes of the single SiN recipes for 1.) N-SiN and 2.) SR-SiN and 3.) the newly developed integrated two step SiN deposition of the present invention disclosure.

| Witness 1 initial:   | Witness 2 initial: | -ETR              |        |
|--|--------------------|-------------------|--------|
| bi-layer PEN IDF-rev2.doc DB 7/31/95 printed 4/9/01 1:46 PM. | page rev 11/25/96  | AMDA CONFIDENTIAL | Page 3 |

| AMD INVENTION                  | DISCLOSURE | TLD ID#Sunnyvale x42110, return to MS68. | Rec'd date Texas x55964 return to MS562 |
|--------------------------------|------------|--|---|
| Patent notebook # Page numbers |            | Numbe                                    | r of drawings                           |
|                                |            |  |   |
|                                |            |  |   |
|                                |            |  |   |
|                                |            |  |   |
|                                |            |  |   |
|                                |            |  |   |
|                                |            |  |   |
|                                |            |  |   |
|                                |            |  |   |

| Witness 1 initial:   | Witness           | 2 initial: TR     |        |
|--|-------------------|-------------------|--------|
| N-layer PEN IDP-rev2.doc DB 7/31/95 prissed 4/9/01 1:46 PM | page rev 11/25/96 | AMDA CONFIDENTIAL | Page 4 |
|  |                   |                   |        |

| AMD INVENTION DISC   | L          | 0   |                                       | TLD ID#                               |      | Rec'd date                       |
|--|------------|---|---------------------------------------|---------------------------------------|------|----------------------------------|
|  | _          |   | Sı                                    | annyvale x42110, return to            | MSe  | 58, Texas x55964 return to M5562 |
| Advantages (shook all that annie).                                       |            |   |                                       |                                       |      |                                  |
| Advantages (check all that apply): avoids existing patent(s)             | n          | _   | · · · · · · · · · · · · · · · · · · · |                                       | -    | 1                                |
| I avoids existing patent(s)  | Н          | -   | improves pred                         |                                       | ⊬    | simplifies manufacturing         |
|  | Н          | _   | improves acci                         |                                       | 느    | improves wear characteristic     |
| improves density   | Н          | _   | improves effic                        |                                       | 1    | improves signal to noise ratio   |
| increases operating speed  | Ц          |   | fewer compor                          |                                       | 4    |                                  |
| improves reliability   | Ш          |   | reduces cost of                       | of manufacturing                      | LL   |                                  |
|  |            |   |                                       |                                       |      |                                  |
| Discussion of advantage of the inve                                      |            |   |                                       |                                       |      |                                  |
| his invention is a new approach to<br>lielectric breakdown. Additionally | CE         | ISI.  | ly optimize the                       | remanding of Cu in                    | iten | connects in terms of EM and      |
| nelectife breakdown. Additionally  | , u        | 115   | is done with it                       | me or no cost in te                   | THE  | s of tool inroughput.            |
| First written description* of inventi                                    | on         | . d   | ate:                                  | First external disc                   | los  | ure to (name):                   |
| Date of first drawing*:  |            | ,   |                                       | Date of first exter                   |      |                                  |
| Date invention first reduced to prac                                     | tic        | e:  |                                       | External disclosure under NDA* No Yes |      |                                  |
| Made by (name):  |            | First external disclosure or use by: presentation |                                       |                                       |      |                                  |
| ested by (name):   |            |   |                                       | announcement sample sale other        |      |                                  |
| Date of first computer simulation:                                       |            | Date of Non-Disclosure Agreement*, if any:        |                                       |                                       |      |                                  |
| Date of first successful test:   |            | Date of first publication*:                       |                                       |                                       |      |                                  |
| any of above occurred outside of U                                       | SA         | Т   | 7                                     | Publication name:                     |      |                                  |
| * attach copy if possible  |            |   | ***                                   | Date of first commercial use:         |      |                                  |
| Does plan exist to publish, disclose                                     | or         | se  | il? If so, where                      |                                       |      |                                  |
| Vas invention conceived, construct                                       |            |   |                                       |                                       | ce u | inder a development contract wit |
| nother company: No 🔲, Yes  |            |   |                                       |                                       |      |                                  |
| f yes, name of AMD business cont   | act        | ar  | nd contract no.                       |                                       |      |                                  |
| Vas invention jointly developed wi                                       | th         | pa  | rticipation of i                      | nventors from outsi                   | ide  | AMD: No 🔲, Yes 🔲.                |
| f yes, Company name  |            |   |                                       |                                       |      | 14                               |
|  |            |   |                                       |                                       |      |                                  |
| have read and understood this d  | is         | clo   | sure and read                         | and signed each p                     | pag  | ge of the attachments:           |
| CO   |            | ~   | n= C.O.                               |                                       |      | - 101                            |
|  | e M. Esber |   |                                       | Date: 4/9/01                          |      |                                  |
| rinted name: Christine   |            | 1).   | 23062                                 |                                       |      | Employee #:_80905                |
| Witness 2 signature: E. Took   | 0          | R   | Ver. 0. /                             |                                       |      | Date: 4/9/01                     |
| rinted name: E. Toda R   | ~          | ٠.  | 0                                     |                                       | _    | Employee #: 68707                |
| After completing to this   | 20         |   | deliver to de                         | artment rental                        | de   |                                  |
| rgier completing to this   |            | *16,  | , actives to ttep                     | wither teriener.                      | uu   | ic uchrefeu                      |
|  |            |   |                                       |                                       |      |                                  |

| Witness 1 initial:cm                                | Witness 2 in               | nitial: £ TR     |        |
|---|----------------------------|------------------|--------|
| bi-layer PEN IDF-rev2.doc DB 7/31/95 prioted 4/5/01 | 1:46 PM. page rev 11/25/96 | AMD CONFIDENTIAL | Page 5 |

| AMD INVENTION DISCLOSURE   | TLD ID# Rec'd date   |
|--|--|
|  | Sunnyvale x42110, return to MS68, Texas x55964 return to MS562                 |
| DISCLOSURE EVALUATION (Entries from this p   | oint on are by the Reviewer)   |
| Does this invention add value to the AMD intellectures and intellectures and intellectures are supported by the control of the | nal property portfolio? Yes 🔄 No 🗌,  |
| Do you know of any relevant art? Yes □, No P   | If yes, attach a copy and explain:   |
| What application(s) do you foresee for this invention  advanced CL - BFil fe Integral  | 17   |
|  |  |
| it is , is not recommended to be hel   | for U.S. patent application filing, AMD for foreign patent application filing, |
| GUDELINES AND CONSIDERATIONS FOR FOREIGN Filing foreign patent applications is costly. We should choose ALL CONDITIONS BELOW MUST APPLY IN ORDER TO Invention is High-Valued (A, B)*, and Invention is our technology path (auage), and Invention usage is detectable by inspection of product, at Invention is relatively hard to design around, and Competitor is operating in the country of interest. (see co  | e to do it only when conditions warrant.  O INITIATE A FOREIGN FILING:         |
| recommend filing patent applications in foreign co   | ountries checked below:  |
| Taiwan S.Korea Taiwan C  | U.K.   France   Germany  |
| Reviewer's signature:  | Employee #: 281043 Date: 66-07-01  |
| Reviewer's printed name: M. RAAB   | If foreign filing is checked, route to Div. VP for signature.                  |
|  |  |
| VP or Designate approves foreign filing (signature)  |  |
|  | TLD, including those not recommended for patent application filing.            |

### Nitride Recipes

### 1.) N-SiN 150 A

Process steps:

1. Set-up

t = 25 sec; P = 4.8 Torr; T = 400 C SiH4 = 150 secm; NH3 = 260 secm; N2 = 8600 secm

Deposition
 t = 3 sec; P = 4,8 Torr; T = 400 C; RF = 520 Watt
 SiH4 = 150 sccm; NH3 = 260 sccm; N2 = 8600 sccm

3. Purge t = 10 sec; T = 400 C N2 = 8600 sccm

4. Pump t = 15 sec, no gas

## 2. SR-SiN 300 A

Process steps:

Set-up
 t = 15 sec; P = 4,6 Torr; T = 400 C
 SiH4 = 220 secm; NH3 = 50 secm; N2 = 7500 secm

Deposition
 t = 6,5 sec; P = 4,6 Torr; T = 400 C; RF = 480 Watt
 SiH4 = 220 secm; NH3 = 50 secm; N2 = 7500 secm

Purge
 t = 10 sec; T = 400 C
 N2 = 7500 secm

 Pump t = 15 sec, no gas 3.) New integrated SiN ( N-SiN + SR-SiN )

Process steps:

. . .

Set-up

t = 25 sec; P = 4.8 Torr; T = 400 C

SiH4 = 150 sccm; NH3 = 260 sccm; N2 = 8600 sccm

2. Deposition

t=1,5 sec; P = 4,8 Torr; T = 400 C; RF = 520 Watt SiH4 = 150 secm; NH3 = 260 secm; N2 = 8600 secm

3. Transition t = 5 sec; P = 4,6 Torr; T = 400 C

SiH4 = 220 sccm; NH3 = 50 sccm; N2 = 7500 sccm

Deposition
 t = 6,5 sec; P = 4,6 Torr; T = 400 C; RF = 480 Watt
 SiH4 = 220 secm; NH3 = 50 secm; N2 = 7500 secm

5. Purge

t = 10 sec; T = 400 C N2 = 8600 sccm

6. Pump

t = 15 sec, no gas